Investigation of the Fundamental Reliability Unit for Cu Dual-damascene Metallization
نویسندگان
چکیده
An investigation has been carried out to determine the fundamental reliability unit of copper dual-damascene metallization. Electromigration experiments have been carried out on straight via-to-via interconnects in the lower metal (M1) and the upper metal (M2), and in a simple interconnect tree structure consisting of straight via-to-via line with an extra via in the middle of the line (a “dotted-I”). Multiple failure mechanisms have been observed during electromigration testing of via-to-via Cu interconnects. The failure times of the M2 test structures are significantly longer than that of identical M1 structures. It is proposed that this asymmetry is the result of a difference in the location of void formation and growth, which is believed to be related to the ease of electromigration-induced void nucleation and growth at the Cu/Si3N4 interface. However, voids were also detected in the vias instead of in the Cu lines for some cases of early failure of the test lines. These early failures are suspected to be related to the integrity and reliability of the Cu via. Different magnitudes and directions of electrical current were applied independently in two segments of the interconnect tree structure. As with Al-based interconnects, the reliability of a segment in this tree strongly depends on the stress conditions of the connected segment. Beyond this, there are important differences in the results obtained under similar test conditions for Al-based and Cu-based interconnect trees. These differences are thought to be associated with variations in the architectural schemes of the two metallizations. The absence of a conducting electromigration-resistant overlayer in Cu technology allows smaller voids to cause failure in Cu compared to Al. Moreover, the Si3N4 overlayer that serves as an interlevel diffusion barrier provides sites for easy nucleation of voids and also provides a high diffusivity path for electromigration. The results reported here suggest that while segments are not the fundamental reliability unit for circuit-level reliability assessments for Al or Cu, vias, rather than trees, might be the appropriate fundamental units for the assessment of Cu reliability.
منابع مشابه
Length Effects on the Reliability of Dual- Damascene Cu Interconnects
The effects of interconnect length on the reliability of dual-damascene Cu metallization have been investigated. As in Al-based interconnects, the lifetimes of Cu lines increase with decreasing length. However, unlike Al-based interconnects, no critical length exists, below which all Cu lines are ‘immortal’. Furthermore, we found multi-modal failure statistics for long lines, suggesting multipl...
متن کاملSeed - layer deposition Patterning Insulator deposition and patterning Seed - layer deposition Seed layer Substrate
Damascene Cu electroplating for on-chip metallization, which we conceived and developed in the early 199Os, has been central to IBM's Cu chip interconnection technology. We review here the challenges of filling trenches and vias with Cu without creating a void or seam, and the discovery that electrodeposition can be engineered to give filling performance significantly better than that achievabl...
متن کاملEffects of length scaling on electromigration in dual-damascene copper interconnects
The electromigration short-length effect in dual-damascene Cu interconnects has been investigated through experiments on lines of various lengths (L), being stressed at a variety of current densities (j), and using a technologically realistic three-level structure. This investigation represents a complete study of the short-length effect after a well-developed dual-damascene Cu process. Lifetim...
متن کاملDesign tool and methodologies for interconnect reliability analysis in integrated circuits
Total on-chip interconnect length has been increasing exponentially with technology scaling. Consequently, interconnect-driven design is an emerging trend in state-ofthe-art integrated circuits. Cu-based interconnect technology is expected to meet some of the challenges of technology scaling. However, Cu interconnects still pose a reliability concern due to electromigration-induced failure over...
متن کاملImpact of Non-blocking Vias on Electromigration and Circuit-level Reliability Assessments of Cu Interconnects
In Cu metallization, refractory metal liners at vias generally block electromigration. As liner thicknesses are decreased, fully-blocking liners at vias become less certain due to liner ruptures. We have developed and exercised a reliability CAD tool, SysRel, for circuit-level interconnect reliability assessments, and used it to assess the impact of non-blocking vias on circuit-level reliabilit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002